PIC16F737-I/SP【PDF 210/231 页】IC PIC MCU FLASH 4KX14 28DIP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3841

206页 207页 208页 209页 [210页]211页 212页 213页 214页

PIC16F7X7

DS30498C-page 40

2004 Microchip Technology Inc.

4.6.5

CLOCK TRANSITION SEQUENCE

The following are three different sequences for

switching the internal RC oscillator frequency:

Clock before switch: 31.25 kHz

(IRCF<2:0> = 000)

1. IRCF bits are modified to an INTOSC/INTOSC

postscaler frequency.

2. The clock switching circuitry waits for a falling

edge of the current clock, at which point CLKO

is held low.

3. The clock switching circuitry then waits for eight

falling edges of requested clock, after which it

switches CLKO to this new clock source.

4. The IOFS bit is clear to indicate that the clock is

unstable and a 4 ms (approx.) delay is started.

Time dependent code should wait for IOFS to

become set.

5. Switchover is complete.

Clock before switch: One of INTOSC/INTOSC

postscaler (IRCF<2:0>

≠ 000)

1. IRCF

bits

are

modified

INTRC

(IRCF<2:0> = 000).

2. The clock switching circuitry waits for a falling

edge of the current clock, at which point CLKO

is held low.

3. The clock switching circuitry then waits for eight

falling edges of requested clock, after which it

switches CLKO to this new clock source.

4. Oscillator switchover is complete.

Clock before switch: One of INTOSC/INTOSC

postscaler (IRCF<2:0>

≠ 000)

1. IRCF bits are modified to a different INTOSC/

INTOSC postscaler frequency.

2. The clock switching circuitry waits for a falling

edge of the current clock, at which point CLKO

is held low.

3. The clock switching circuitry then waits for

eight falling edges of requested clock, after

which it switches CLKO to this new clock

source.

4. The IOFS bit is set.

5. Oscillator switchover is complete.

4.6.6

OSCILLATOR DELAY UPON

POWER-UP, WAKE-UP AND CLOCK

SWITCHING

Table 4-3 shows the different delays invoked for

various clock switching sequences. It also shows the

delays invoked for POR and wake-up.

TABLE 4-3:

OSCILLATOR DELAY EXAMPLES

Clock Switch

Frequency

Oscillator Delay

Comments

From

Sleep/POR

INTRC

T1OSC

31.25 kHz

32.768 kHz

CPU Start-up(1)

Following a wake-up from Sleep mode

or POR, CPU start-up is invoked to

allow the CPU to become ready for

code execution.

INTOSC/INTOSC

Postscaler

125 kHz-8 MHz

4 ms (approx.) and

CPU Start-up(1)

INTRC/

Sleep

EC, RC

DC – 20 MHz

INTRC

(31.25 kHz)

EC, RC

DC – 20 MHz

Sleep

LP, XT, HS

32.768 kHz-20 MHz

1024 Clock Cycles

Following a change from INTRC, the

OST count of 1024 cycles must occur.

INTRC

(31.25 kHz)

INTOSC/INTOSC

Postscaler

125 kHz-8 MHz

4 ms (approx.)

Refer to Section 4.6.4 “Modifying the

IRCF Bits” for further details.

Note 1:

The 5

s-10 s start-up delay is based on a 1 MHz system clock.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式